Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - wallace tree 4

Search list

[Other resource] xapp371

Description: xilinx里的乘法器ip核程序，booth乘法 wallace tree算法 4-2压缩编码 超前进位加法
Platform: | Size: 87798 | Author: 王凯 | Hits:

[Other] wallace

Description: 讲在乘法器实现当中应用最多的wallace树比较好的网上资料-Stresses in the multiplier to achieve the most widely used among the wallace tree better online information
Platform: | Size: 162816 | Author: long | Hits:

[Algorithm] xapp371

Description: xilinx里的乘法器ip核程序，booth乘法 wallace tree算法 4-2压缩编码 超前进位加法-Xilinx multiplier ip
Platform: | Size: 87040 | Author: 王凯 | Hits:

[VHDL-FPGA-Verilog] Wallace

Description: 一个关于Wallace树乘法器的论文，当中展示了一种改进后的wallace树乘法器方案，相比原来占用晶体管更少，效率更高-Wallace tree multiplier on the papers, which show an improved wallace tree multiplier after the program, compared to the original transistors occupy less efficient
Platform: | Size: 106496 | Author: szx | Hits:

[VHDL-FPGA-Verilog] lunwen

Description: 潘明海　刘英哲　于维双 (论文) 中文摘要： 本文讨论了一种可在FPGA上实现的FFT结构。该结构采用基于流水线结构和快速并行乘法器的蝶形处理器。乘法器采用改进的Booth算法，简化了部分积符号扩展，使用Wallace树结构和4-2压缩器对部分积归约。以8点复点FFT为实例设计相应的控制电路。使用VHDL语言完成设计，并综合到FPGA中。从综合的结果看该结构可在XC4025E-2上以52MHz的时钟高速运行。在此基础上易于扩展为大点数FFT运算结构。 -Pan Minghai Liuying Zhe Yu-dimensional pairs (thesis) Chinese Abstract: This paper discusses an FPGA can be implemented on the structure of the FFT. The architecture based on pipeline architecture and fast parallel multiplier butterfly processor. Multiplier using modified Booth algorithm simplifying the partial product sign extension, use the Wallace tree and 4-2 compressor for partial product reduction. 8-point complex-point FFT as an example design of the corresponding control circuit. To complete the design using the VHDL language, and integrated into the FPGA. From the results of a comprehensive look at the structure can be XC4025E-2 with 52MHz clock on the high-speed operation. On this basis, easy to expand the structure for large point FFT operations.
Platform: | Size: 128000 | Author: culun | Hits:

[Embeded-SCM Develop] wallacetreemultiplier

Description: wallace tree multiplier n bit c program
Platform: | Size: 8192 | Author: sneha | Hits:

[Embeded-SCM Develop] wallace_tree_multiplier_part1

Description: wallace tree multiplier
Platform: | Size: 181248 | Author: sneha | Hits:

[Books] VHDL

Description: A gate level implementation of a Booth Encoded Radix-4 24 bit multiplier with VHDL code in structural form. Carry-save adder and hierarchical CLA adder is used for the component adders in the design. The 12 partial products is a Wallace Adder Tree built from Carry-save adder using 3 to 2 reduction. A hierarchical CLA ( Carry-look-Ahead Adder ) adder is used for the final product generation. -A gate level implementation of a Booth Encoded Radix-4 24 bit multiplier with VHDL code in structural form. Carry-save adder and hierarchical CLA adder is used for the component adders in the design. The 12 partial products is a Wallace Adder Tree built from Carry-save adder using 3 to 2 reduction. A hierarchical CLA ( Carry-look-Ahead Adder ) adder is used for the final product generation.
Platform: | Size: 7168 | Author: Michael Lee | Hits:

[Software Engineering] mar2010

Description: 基于FPGA的单精度浮点数乘法器设计，本文设计了一个基于FPGA的单精度浮点数乘法器。乘法器为五级流水线结构。设计中采用了改进的带偏移量的冗余Booth3算法和跳跃式Wallace树型结构，减少了部分积的数目，缩短了部分积累加的耗时；提出了对尾数定点乘法运算中Wallace树产生的2个伪和采用部分相加的处理方式，有效地提高了的运算速度；并且加入了对特殊值的处理模块，完善了乘法器的功能。单精度浮点数乘法器在Altera DE2开发板上进行了验证，其在Cyclone II EP2C35F672C6器件上的最高工作频率达到212.13 MHz。-FPGA-based single-precision floating-point multiplier design, design of an FPGA-based single-precision floating-point multiplier. Multipliers for the five pipeline structure. Design with improved offset the redundancy Booth3 algorithm and leapfrog Wallace tree structure to reduce the number of partial product, shorten the time-consuming part of the accumulated added on the Wallace tree in the fixed-point multiplication of mantissa two false and part of the additive approach, effectively improving the processing speed and joined the special value of the processing module, and improve the function of the multiplier. Single-precision floating-point multiplier on Altera DE2 development board for verification, its maximum operating frequency of the Cyclone II EP2C35F672C6 device to 212.13 MHz.
Platform: | Size: 600064 | Author: kudding | Hits:

[Other] Wallace

Description: 基于跳跃式 Wallace 树的低功耗 32 位乘法器。可以参考。 -Based on low-power 32-bit leapfrog Wallace tree multiplier. Can refer to.
Platform: | Size: 106496 | Author: 海到无涯 | Hits:

[MPI] multi16

Description: 有符号16位乘法器。经典booth编码。拓扑结构为wallance树。加法器类型是进位选择加法器。-Number system: 2 s complement Multiplicand length: 16 Multiplier length: 16 Partial product generation: PPG with Radix-4 modified Booth recoding Partial product accumulation: Wallace tree Final stage addition: Carry select adder
Platform: | Size: 49152 | Author: 周晓生 | Hits:

[Software Engineering] Multiplier

Description: 乘法器课程报告，华莱士树算法硬件实现，讲解详细-Multiplier course reports, Wallace tree algorithm implemented in hardware
Platform: | Size: 644096 | Author: yrh | Hits:

[Software Engineering] Wallace-chengfaqi

Description: 对wallace tree的学的代码 大家对乘法器有的认识 对学习帮助很大-Wallace tree learning a 8 bit multiplier is very good code
Platform: | Size: 106496 | Author: 行 | Hits:

[Embeded-SCM Develop] wallacetreemultiplier

Description: wallace tree multiplier n bit c program
Platform: | Size: 8192 | Author: inuedw | Hits:

[MPI] project

Description: hspice编写的4位乘法器，运用了wallace-tree的方法-hspice muler
Platform: | Size: 1024 | Author: 杨埔 | Hits:

CodeBus www.codebus.net